EAST SEARCH

1/25/2007

US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB S4 or S6 or S8 or S9 or S10 or S11 or S12 or S14 or S17 or S18 or S19 or S21 or S24 or S2. US-PGPUB, USPAT, USOCR, FPRS, EPO, JPO, DERWENT, IBM_TDB S2 and ((data with (model or version)) with (consisten\$2 or compatibility or compatible or corr US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB EPO; JPO; DERWENT; IBM TDB EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB DERWENT; IBM_TDB DERWENT; IBM TDB DERWENT; IBM_TDB DERWENT: IBM TDB DERWENT; IBM TDB DERWENT; IBM TDB DERWENT; IBM TDB DERWENT; IBM_TDB DERWENT; IBM_TDB DERWENT; IBM_TDB 2 DERWENT; IBM_TDB DERWENT; IBM TDB DERWENT; IBM TDB DERWENT; IBM_TDB DERWENT; IBM DERWENT; IBM_ DERWENT; IBM DERWENT; IBM DERWENT: IBM DERWENT; IBM DERWENT: IBM DERWENT: IBM DERWENT: IBM EPO; JPO; EPO; JPO; EPO: JPO: EPO: JPO: EPO; JPO; EPO; JPO; EPO: JPO: EPO: JPO: EPO; JPO; EPO: JPO: EPO; JPO; EPO: JPO: EPO: JPO: S2 and ((data with (model or version)) with block with (consisten\$2 or compatibility or compat US-PGPUB; USPAT; USOCR; FPRS; I S2 and ((consisten\$2 or compatibility or compatible or correct\$4 or valid\$3) with (timestamp c US-PGPUB; USPAT; USOCR; FPRS; I US-PGPUB; USPAT; USOCR; FPRS; US-PGPUB; USPAT; USOCR; FPRS; S2 and ((data near2 (model or version)) with (consisten\$2 or compatibility or compatible or cc US-PGPUB; USPAT; USOCR; FPRS; S2 and ((inconsisten\$2 or incompatibility or incompatible or incorrect\$4 or invalid\$3) with war US-PGPUB; USPAT; USOCR; FPRS; S2 and (data with (file near2 size)) S2 and (data with (file near2 size)) S2 and ((data with (model or version)) with (verif\$4 or validat\$3 or check\$3 or compar\$4)) S2 and ((timestamp or (time near2 (creation or modification))) with (verif\$4 or validat\$3 or che US-PGPUB; USPAT; USOCR; FPRS; S2 and (source with (file near2 size)) US-PGPUB; USPAT; USOCR; FPRS; US-PGPUB; USPAT; USOCR; FPRS; US-PGPUB; USPAT; USOCR; FPRS; S4 or S6 or S9 or S10 or S11 or S12 or S14 or S17 or S18 or S19 or S21 or S24 or S25 or S; US-PGPUB; USPAT; USOCR; FPRS; S31 and (compar\$4 near2 ((data or file) near2 (timestamp or (creation near2 time) or (modific US-PGPUB; USPAT; USOCR; FPRS; S31 and (compar\$4 near2 ((data near2 time) or (data near2 timing) or (data near2 version) or US-PGPUB; USPAT; USOCR; FPRS; US-PGPUB; USPAT; USOCR; FPRS: US-PGPUB: USPAT: USOCR: FPRS: US-PGPUB; USPAT; USOCR; FPRS; S2 and ((consisten\$2 or compatibility or compatible or correct\$4 or valid\$3) with (file near2 si: US-PGPUB; USPAT; USOCR; FPRS; **Databases** S2 and ((consisten\$2 or compatibility or compatible or correct\$4 or valid\$3) with (indicator or S2 and ((consisten\$2 or compatibility or compatible or correct\$4 or valid\$3) with (indicator or \$34 and ((discrepancy or differen\$2) with (message or warning)) \$37 and (data with warning) \$37 and (difference with (data with (field or value))) \$37 and (difference with (file near2 size)) \$37 and (data with (file near2 size)) \$37 and (data with (model or version)) with (verif\$4 or validat\$3 or check\$3 or compar\$4)) S2 and ((data with (model or version)) with ((current or previous) near2 version)) S2 and ((file near2 size) with (verif\$4 or validat\$3 or check\$3 or compar\$4)) S2 and (timestamp or (time near2 (creation or modification))) ("integrated circuit" or simulat\$3 or "computer aided design") S2 and (compar\$4 with (data with (field or value))) S2 and (difference with (data with (field or value))) S2 and ((source near2 file) with (file near2 size)) S1 and ("computer aided design" or CAD) S2 and (data near2 (model or version)) S2 and (data with (model or version)) integrated near2 circuit) with design S2 and (discrepancy with warning) S2 and (data with discrepancy) S2 and (data with warning) S2 and (data with version) information or database)) Search String **S8 and S28** S28 or S29 S32 or S33 database)) 3425 236 28150 36 383 139 69 69 58 27 27 23 23 557 10 0 0 0 0 0 0 0 13 67 14 17 1089 1072 907174 60 10 27 13 67 \$25.5 \text{\$2.5 \text 27

S37 and ((data with (model or version)) with (consisten\$2 or compatibility or compatible or co US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB S37 and (compar\$4 with (data with (field or value)))	S37 and ((timestamp or (time near2 (creation or modification))) with (verif\$4 or validat\$3 or ct US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB S37 and ((inconsisten\$2 or incompatibility or incompatible or incorrect\$4 or invalid\$3) with wɛ US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	S37 and ((data near2 (model or version)) with (consisten\$2 or compatibility or compatible or c US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	or compar\$4)) US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT, USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	S53 and (compar\$4 near2 ((data near2 time) or (data near2 timing) or (data near2 version) or US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	creation near2 time) or (modific US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ius) near2 version)) US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	S37 and (data with version) USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	S37 and ((data with (model or version)) with block with (consisten\$2 or compatibility or compa US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT, USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	or S44 or S45 or S46 or S47 or S48 or S49 or S50 c US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	g)) US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT, USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S37 and ((data with (model or version)) with (consisten\$2 or S37 and (compar\$4 with (data with (field or value)))	S37 and ((timestamp or (time near2 (creation or modification S37 and ((inconsisten\$2 or incompatibility or incompatible or	S37 and ((data near2 (model or version)) with (consisten\$2 or	S37 and ((file near2 size) with (verif\$4 or validat\$3 or check\$3 or compar\$4))	S36 and ("computer aided design" or CAD)		S37 and (timestamp or (time near2 (creation or modification)))	S53 and (compar\$4 near2 ((data near2 time) or (data near2	S53 and (compar\$4 near2 ((data or file) near2 (timestamp or	S37 and ((data with (model or version)) with ((current or prev	S37 and (data with version)	S37 and ((data with (model or version)) with block with (cons	S54 or S55	(integrated near2 circuit) with design	S38 or S39 or S40 or S41 or S42 or S43 or S44 or S45 or S4	S56 and ((discrepancy or differen\$2) with (message or warning))	S52 and S48	S37 and (compar\$4 with (file near2 size))
73 58	ო –	36	7	3425	907174	23	1072	17	5	69	5	1089	28150	264	9	13	7
S39 S43	S50 S45	S38	S51	S37	S 23	S44	S54	S55	S40	\$4	S42	S56	S36	S52	S57	S58	S59

10647769 Brandon Keller et al.

EAST SEARCH

1/25/2007

Results of search set S91:	it S91:			
Document Kind Codes Title	Title	Issue Date	Current OR	Abstract
US 20060195311 A1	US 20060195311 A1 Synchronizing On-Chip Data Processor Trace and Timing Information for Export	20060831 703/26	703/26	
US 20060193508 A1 Pattern measuring	Pattern measuring method and pattern measuring device	20060831 382/145	382/145	
US 20060190921 A1 Manufacturing Metl	Manufacturing Method of Semiconductor Device	20060824 716/21	. 716/21	
US 20060161874 A1	US 20060161874 A1 Printed circuit wiring board designing support device, printed circuit board designing method,	20060720 716/8	716/8	
US 20060122818 A1	US 20060122818 A1 Method, system and program product for defining and recording threshold-qualified count eve	20060608 703/17	703/17	
US 20060112376 A1	US 20060112376 A1 Virtual data representation through selective bidirectional translation	20060525 717/136	717/136	
US 20060109032 A1	US 20060109032 A1 Method and apparatus for verifying semiconductor integrated circuits	20060525 327/41	327/41	
US 20060089827 A1	US 20060089827 A1 Method, system and program product for defining and recording minium and maximum event	20060427 703/17	703/17	
US 20060089826 A1	US 20060089826 A1 Method, system and program product for defining and recording minimum and maximum cour	20060427 703/17	703/17	
US 20060069958 A1	US 20060069958 A1 Defect location identification for microdevice manufacturing and test	20060330 714/33	714/33	
US 20060066339 A1	US 20060066339 A1 Determining and analyzing integrated circuit yield and quality	20060330 324/765	324/765	
US 20060066338 A1	US 20060066338 A1 Fault dictionaries for integrated circuit yield and quality analysis methods and systems	20060330 324/765	324/765	
US 20060062445 A1 Methods, systems,	Methods, systems, and carrier media for evaluating reticle layout data	20060323 382/144	382/144	
US 20060059447 A1	US 20060059447 A1 Integrated circuit design support apparatus, integrated circuit design support method, and inte	20060316 716/10	716/10	
US 20060059387 A1 Processor condition	Processor condition sensing circuits, systems and methods	20060316 714/30	714/30	
US 20060053357 A1	Integrated circuit yield and quality analysis methods and systems	20060309 714/742	714/742	
US 20060036977 A1	US 20060036977 A1 Physical design system and method	20060216 716/4	716/4	
US 20060026017 A1	US 20060026017 A1 National / international management and security system for responsible global resourcing this	20060202 705/1	. 705/1	

US 20060015829 A1 US 20060005154 A1 US 20050229124 A1 US 20050210437 A1 US 20050179886 A1 US 20050165995 A1 US 20050149313 A1 US 20050149309 A1 US 20050148115 A1 US 20050148115 A1	Method and apparatus for designing electronic circuits using optimization Integrated OPC verification tool Distributed BDD reordering Method of manufacturing reliability checking and verification for lithography process using a c Method of predicting and minimizing model OPC deviation due to mix/match of exposure tool: System of distributed microprocessor interfaces toward macro-cell based designs implements. Streamlined IC mask layout optical and process correction through correction reuse Method and system for selective compilation of instrumentation entities into a simulation mod Method, system and program product supporting user tracing in a simulator Programmed material consolidation methods for fabricating heat sinks	20060119 716/2 20060105 716/5 20051013 716/5 20050922 716/19 20050728 710/305 20050721 716/5 20050707 703/22 20050707 703/14 20050707 438/122 20050707 356/237.2
US 20050132316 A1 US 20050120316 A1 US 20050086566 A1 US 20050076316 A1 US 20050065903 A1 US 20050050481 A1 US 20050004774 A1 US 20040133419 A1	Retiming circuits using a cut-based approach Mutual inductance extraction using dipole approximations System and method for building a test case including a summary of instructions Design-manufacturing interface via a unified model Methods and apparatus for information hyperchain management for on-demand business col Systems and methods for determining activity factors of a circuit design Methods and systems for inspection of wafers and reticles using designer intent data System and method for automated placement or configuration of equipment for obtaining des System and method for automated placement or configuration of equipment for obtaining des Minimization of microelectronic interconnect thickness variations	
US 20040109059 AT US 20040093397 AT US 20040086791 AT US 20040064797 AT US 20040064796 AT US 20040064795 AT	Hybrid joint photographer's experts group (JPEG) /moving picture experts group (MPEG) spe- Isolated working chamber associated with a secure inter-company collaboration environment Photomask defect testing method, photomask manufacturing method and semiconductor inte Representing the design of a sub-module in a hierarchical integrated circuit design and analy Pure fill via area extraction in a multi-wide object class design layout Correction of spacing violations between pure fill via areas in a multi-wide object class design Via enclosure rule check in a multi-wide object class design layout Cell library database and timing verification and withstand voltage verification systems for inte	20040610 348/143 20040513 709/219 20040506 430/5 20040401 716/5 20040401 716/5 20040206 716/4 20040226 257/706
US 20040031005 A1 US 20040019862 A1 US 20040015808 A1 US 20040015790 A1 US 20030237067 A1 US 20030229860 A1 US 20030229882 A1 US 20030223630 A1	Electronic cad system and layout data producing method therefor Structure and method for separating geometries in a design layout into multi-wide object class. System and method for providing defect printability analysis of photolithographic masks with j Method of designing and making an integrated circuit System and method for applying timing models in a static-timing analysis of a hierarchical inte Method, system and computer product to produce a computer-generated integrated circuit de Apparatus and method for managing integrated circuit designs Overlay metrology and control method Stereolithographic method for fabricating heat sinks, stereolithographically fabricated heat sin	
20030208730 A1 20030200071 A1 20030196144 A1 20030192025 A1 20030191621 A1 20030191620 A1 20030191618 A1	Method for verifying properties of a circuit model Simulation method Emulation method Processor condition sensing circuits, systems and methods Automated flow in PSM phase assignment C-API instrumentation for HDL models Method and system for reducing storage and transmission requirements for simulation results Dynamic loading of C-API HDL model instrumentation Method and system for reducing storage requirements of simulation data via keyword restricti Method and system for selectively storing and retrieving simulation data utilizing keywords	20031106 716/4 20031023 703/15 20031016 714/34 20031009 716/19 20031009 703/17 20031009 703/13 20031009 703/13

		20030529 7031 3 20030508 7167 20030501 430/5 20030317 702/122 20030313 716/12 20030123 716/14 20030123 716/8	20021219 714/718 20021107 716/19 20021031 710/38 20021003 703/14 20020808 257/511 20020718 324/765 20020228 716/19 20011220 703/2	20011122 700/100 20010712 703/16 20060815 716/21 20060815 703/22 20060801 716/4 20060801 703/17 20060704 716/13 20060704 716/13	
A1 Method of evaluating semiconductor integrated circuit to be designed in consideration o A1 Clock phase adjustment method, integrated circuit, and method for designing the integr. A1 Binary half tone photomasks and microscopic three-dimensional devices and method of A1 Tracking converage results in a batch simulation farm network A1 Pattern correction method and manufacturing method of semiconductor device		****		A A	Method and system for debugging an electronic system. Hardware debugging in a hardware description language Pattern correction method of semiconductor device Method and system for debugging an electronic system using instrumentation circuitry and a Computer aided design systems and methods with reduced memory utilization Systems and methods utilizing fast analysis information during detailed analysis of a circuit dt Method for debugging an integrated circuit System and method for building a test case including a summary of instructions System and method for determining wire capacitance for a VLSI circuit Method of estimating a lifetime of hot carrier of MOS transistor, and simulation of hot carrier of Photomask defect testing method, photomask manufacturing method and semiconductor inte
20030188277 20030179625 20030138706 20030135354 20030125682	20030125915 20030101382 20030101307 20030101041 20030101038 20030101038			20010044667 20010007972 7093229 B2 7092868 B2 7086019 B2 7085703 B2 7076752 B2 7073153 B2 7073153 B2	705526 706528 7065481 7062727 7058908 7055130 7051301 7047507

US 7032206 B2 US 7028284 B2	System and method for iteratively traversing a hierarchical circuit design Convergence technique for model-based optical and process correction	
Ster	Centralized disablement of instrumentation events within a batch simulation farm network Stereolithographic method for fabricating heat sinks, stereolithographically fabricated heat sin	20060411 703/14 20060411 438/122
Σ̈́	Mixed-mode optical proximity correction	
Z E	imeniou for verifying properities of a circuit fribute. Method for automatically generating checkers for finding functional defects in a description of	
Ena	Enabling verification of a minimal level sensitive timing abstraction model	20060207 703/19
Met S	Method of designing integrated circuit and apparatus for designing integrated circuit	
בי ל	Snape abstraction mechanism Echo concellation using a variable offset comparator	20060103 /16/11
<u>S</u> €	Ecolo Cancellation using a variable office Configuration Method of designing and making an integrated circuit	
Ś	System of distributed microprocessor interfaces toward macro-cell based designs implemente	
Ś	System of manufacturing semiconductor integrated circuit by having a client connected to a m	
ž	Method for designing mixed signal integrated circuits and configurable synchronous digital nc	
žί	Method of evaluating core based system-on-a-chip	
_ <u>.</u>	Test patiern generator for okkam and Ukkam Fail threebolding in a batch simulation farm network	20050823 /14//38
Š	of the control of the	-
۵	Design instrumentation circuitry	
Ś	System and method for applying timing models in a static-timing analysis of a hierarchical inte	20050802 716/6
ž	Method and system for creating test component layouts	
Ϋ́	Hierarchical evaluation of cells	
Ž	Mask data generating apparatus, a computer implemented method for generating mask data	
'nΪ	System and method for verifying a plurality of states associated with a target circuit Handware debination in a handware description language	20050607 716/5
: C	Correction of spacing violations between pure fill via areas in a multi-wide object class design	
Σ	Minimization of microelectronic interconnect thickness variations	
>	Vía enclosure rule check in a multi-wide object class design layout	20050419 716/4
S.	System and method of providing mask defect printability analysis	
ಶ :	Structure and method for separating geometries in a design layout into multi-wide object class	
Ē (Method of power distribution analysis for I/O circuits in ASIC designs	
ם כ	oloca priase adjustment metriod, integrated circuit, and metroo for designing the integrated c Pure fill via area extraction in a multi-wide object class design layout	20050208 365/169.05
<u> </u>	Binary half tone photomasks and microscopic three-dimensional devices and method of fabrii	
Σ	Method and user interface for debugging an electronic system	20041123 716/4
Σ	Method of evaluating semiconductor integrated circuit to be designed in consideration of stan	
ш	Emulation system with multiple asynchronous clocks	
≥.	Method, system and computer product to produce a computer-generated integrated circuit de	
드	Interconnect model compiler	
드 (Interconnect routing using logic levels	20040720 716/13
<i>(</i> 2	Semiconductor integrated circuit having macro cells and designing method of the same	
	Streamlined IC mask layout optical and process correction through correction reuse	
Σũ	Metriod for designing a semiconductor integrated circuit Which includes consideration of para: Charactithousashis mathod for fobrication has sinks at society and sinks at society and society and society and	20040504 / 16/5
ōΣ	Stereontringraphic metrod for raphicaling heat sinks, stereontringraphically raphicated fleat sin Method and apparatus for creating photolithographic masks	
<	Automated flow in PSM phase assignment	
Ξ	Interactive optical proximity correction design method	20040309 703/6

20040203 705/36R 20031007 702/122 20030930 714/734 20030612 716/5 20030624 706/45 20030617 716/4 20030513 250/310 20030506 716/4 20030506 716/2 20030506 703/2	20030429 20030422 20030401 20030401 20030318 20030311 20021112 20021022 20020917 20020917 20020917 20020917 20020917 20020917 20020917 20020917 20020917 20020917	20020409 20020326 20020319 20020129 20020129 20011218 20011204 20011066 20010619 20010619 20010619 20010612 20010612 20010612 20010612 20010612 20010612 20010612 20010612 20010612 20010612 20010612 20010612 20010612 20010612 20010612 20010612 20010612 20000905 20000905 200000725 20000027
Intellectual property library management system Application specific event based semiconductor memory test system Module based flexible semiconductor test system Module based flexible semiconductor test system Method and system for using error and filter layers in each DRC rule System and method for predicting design errors in integrated circuits Hardware debugging in a hardware description language Substrate inspecting system using electron beam and substrate inspecting method using elect Apparatus and methods for modeling and simulating the effect of mismatch in design flows of Integrated circuit having tap cells and a method for positioning tap cells in an integrated circuit Deriving statistical device models from electrical test data Clock phase adjustment method and integrated circuit and design method	Clock phase adjustment method, and integrated circuit and design method therefor Method and apparatus for generating masks utilized in conjunction with dipole illumination tex System and method for recovering from design errors in integrated circuits Method of designing integrated circuit and apparatus for designing integrated circuit Method of estimating lifetime of semiconductor device, and method of reliability simulation Event based semiconductor test system Integrated circuit I/O pad cell modeling Design rule checking system and method Method and apparatus for data hierarchy maintenance in a system for mask description Method of forming a pattern using proximity-effect-correction Bidirectional socket stimulus interface for a logic simulator Emulation system with time-multiplexed interconnect Data hierarchy layout correction and verification method and apparatus Semiconductor integrated circuit design and evaluation system using cycle base timing	Semiconductor integrated circuit design and evaluation system using cycle base timing. Method and apparatus for transforming system simulation tests to test patterns for IC testers. Automated alternating current characterization testing integrated circuit layouts. Automated alternating current devices. Rule-driven method and system for editing physical integrated circuit layouts. Rule-driven method and system for editing physical integrated circuit layouts. Application specific event based semiconductor memory test system. AT-speed computer model testing methods. Application specific event based semiconductor memory test system. Automated test vector generation and verification. Streamlined IC mask layout optical and process correction through correction reuse. IC design floorplan generation using ceiling and floor contours on an O-tree structure. Method and apparatus for generating semiconductor exposure data. High speed test pattern evaluation apparatus. System and process of extracting gate-level descriptions from simulation tables for formal ver Method and system for incrementally compiling instrumentation into a simulation model. Apparatus and method for extracting circuit, system and method for extracting circuit, system and method for system level and circuit level modeling and design simulation using C Optimum buffer placement for noise avoidance. Step managing apparatus and method. Optimum buffer placement for noise avoidance. Step managing apparatus and method method of estimating wire length including correction and summation of estimated circuit evaluation system.
US 6687710 B1 US 6631340 B2 US 6629282 B1 US 6606735 B1 US 6581191 B1 US 6560755 B1 US 6560755 B1 US 6560755 B1 US 6560755 B1	US 6553562 B2 US 6553548 B1 US 6553039 B1 US 6541285 B2 US 6536006 B1 US 6536006 B1 US 647049 B1 US 647049 B1 US 6453452 B1	US 6370675 B1 US 6363509 B1 US 6342794 B1 US 6341366 B1 US 6327756 B1 US 6314770 B1 US 6314034 B1 US 632694 B1 US 622604 B1 US 622604 B1 US 622142 B1 US 622142 B1 US 622142 B1 US 6219630 B1 US 6219630 B1 US 6219630 B1 US 6115034 A1 US 6115034 A1 US 6099578 A1

	19950221 716/2 19950214 714/728 19941025 716/6 19940719 324/757 19940524 716/12 19940111 703/14 19930629 716/11 19930629 716/11 19920929 716/18 19920929 716/18 19920707 345/502 19920128 716/11 19910924 703/15 19901127 345/619 19890328 716/5
Method and apparatus for design verification using emulation and simulation Method and apparatus for design verification using emulation and secreption with data and Method and apparatus for incremntally optimizing a circuit design Method and system for layout verification of an integrated circuit design with reusable subdess Emulation system with time-multiplexed interconnect. Automated optimization of hierarchical netitists Method for converting an integrated circuit design for an upgraded process Micro-architecture of video core for MPEC-2 decoder System and method for creating and validating structural description of electronic system from Method and apparatus for design verification using emulation and simulation Optimized placement and routing of datapaths Automatic layout system Smart compare tool and method Micro architecture of video core for MPEC-2 decoder Apparatus and method for correcting light proximity effects by predicting mask performance. Method and system for creating and validating low level description of electronic design from Hierarchical data model for design automation Method for determining functional equivalence between design models integrated circuit design and manufacturing method and an apparatus for creating and validating structural description of electronic system Method for designing and validating structural description of electronic system Method of and an apparatus for converting layout data in conductive portions System and method for designing a printed-circuit board Method for manufacturing test simulation in electronic circuit design from Method for manufacturing and validating low level description of electronic design from Hierarchical floroplanmer for gate array design layout Method and system for creating and validating logic circuit System and method for congerging and realed circuit design and emperatus for converting layout tasis of exequential and experience of truth tables for sequential and combinatorial cells	Method and system for organizing data Semiconductor integrated circuit Method for optimization of digital circuit delays Probing device and system for testing an integrated circuit Computer process for interconnecting logic circuits utilizing softwire statements Method for generating input data for an electronic circuit simulator Method of verifying wiring layout Machine for circuit design Video system with parallel attribute interpolations Method of minimizing sum-of-product cases in a heterogeneous data base environment for ci Parameter and rule creation and modification mechanism for use by a procedure for synthesis Remote plotting of integrated circuit layout in a network computer-aided design system Simulation model generation from a physical data base of a combinatorial circuit Simulation of selected logic circuit designs Drawing information processing method and apparatus Method for identification of parasitic transistor devices in an integrated structure Nonvolatile multiconfigurable circuit
	US 5392220 A US 5390189 A US 5359535 A US 5331275 A US 531534 A US 5278770 A US 527455 A US 524755 A US 524055 A US 521867 A US 5158878 A US 5128878 A

US 4649474 A	Chip topography for a MOS disk memory controller circuit	19870310 710/5
US 4527249 A	Simulator system for logic design validation	19850702 703/15
JP 2005050066 A	A Computer aided design data conversion method for electronic circuit board manufacture, invo	20050224
JP 2005050065 A	A Computer aided design data conversion method for electronic circuit board manufacture, invo	20050224
JP 2005050071 A	A Computer aided design data conversion method for electronic circuit board manufacture, invo	20050224
EP 856804 A	Step managing appts for designing complex object of design e.g. integrated circuit in CAD sy	19980805